Chip employs TSMC CoWoS® technology to integrate SoC and HBM2
SAN JOSE, Calif., May 01, 2018 -- eSilicon, an independent provider of FinFET-class ASICs, custom IP, and advanced 2.5D packaging solutions, today announced that the deep learning ASIC that taped out last September has moved to production qualification.
The ASIC includes custom pseudo two-port memories designed by eSilicon, TSMC’s Chip on Wafer on Substrate (CoWoS) technology, 28G SerDes, and four second-generation high-bandwidth memory stacks (HBM2). eSilicon’s end-to-end 2.5D/HBM2 solution includes 2.5D ecosystem management, silicon-proven HBM2 PHY, ASIC physical design, 2.5D package design, manufacturing, assembly and test.
The CoWoS interposer is over 1,000 square mm and contains over 170,000 microbumps. The design has successfully passed test bring-up and is in final qualification. Four-high and eight-high HBM stack versions are in qualification. This design is in the industry vanguard of ASICs targeting deep learning applications.
The 2.5D/HBM2 single package implementation gives the ASIC many advantages:
- Orders of magnitude higher total bandwidth in a much smaller board footprint
- Highly parallel connections to memory stacks inside the package for fast access
- Significant reduction in power consumption
“This design greatly expands the possibilities for deep learning, and we are delighted to enter final qualification,” said Ajay Lalwani, vice president, global manufacturing operations at eSilicon. “TSMC’s 2.5D CoWoS packaging technology has been a key differentiator for this advanced design.”
About eSilicon
eSilicon is an independent provider of complex FinFET-class ASICs, custom IP and advanced 2.5D packaging solutions. Our ASIC+IP synergies include complete 2.5D/HBM2 and TCAM platforms for FinFET technology at 14/16/7nm as well as SerDes, specialized memory compilers and I/O libraries. Supported by patented knowledge base and optimization technology, eSilicon delivers a transparent, collaborative, flexible customer experience to serve the high-bandwidth networking, high-performance computing, artificial intelligence (AI) and 5G infrastructure markets. www.esilicon.com
Collaborate. Differentiate. Win.™
eSilicon is a registered trademark, and the eSilicon logo and “Collaborate. Differentiate. Win.” are trademarks, of eSilicon Corporation. Other trademarks are the property of their respective owners.
| Contacts: | |
| Sally Slemons | Susan Cain |
| eSilicon Corporation | Cain Communications |
| 408-635-6409 | 408-393-4794 |
| [email protected] | [email protected] |


GSK Unveils $2.52 Billion Cost-Cutting Plan to Accelerate Drug Pipeline
Microsoft Stock Jumps as Azure Growth, AI Revenue Beat Expectations
Arm Holdings Q1 Earnings Beat Estimates, Strong Q2 Outlook Fails to Lift ARM Stock
Tesla Weighs China Business Separation Amid SpaceX Merger Speculation
Samsung Q2 Profit Surges on AI Memory Chip Demand, Forecasts Strong Second Half
Starbucks Stock Jumps as Q3 Earnings Beat, Sales Growth Drives Higher 2026 Outlook
Amazon Q2 Earnings Beat Estimates as AWS AI Growth Surges, But Q3 Revenue Forecast Disappoints
Sony Eyes $1.3 Billion Tamron Acquisition as Lens Maker Reviews Offer
Standard Chartered Beats Profit Forecasts as First-Half Earnings Rise 9%
World game at war: why some European nations have threatened a World Cup boycott
Apple Stock Slides 7% as Weak Sales Forecast Overshadows Quarterly Earnings Beat
Russia Charges Telegram Founder Pavel Durov With Facilitating Terrorism, Seeks International Arrest
Toyota First-Half Global Sales and Production Decline on Weak China Demand, RAV4 Transition
T-Mobile Executives Reportedly Oppose $300 Billion Deutsche Telekom Merger
Same sparkle, different story: how lab-grown diamonds are transforming the market
OpenAI Revenue Surges After GPT-5.6 Launch as IPO Expectations Grow
Apple Q3 Earnings Beat as Record iPhone Sales Offset Services, China Weakness 



