SK Hynix Shares Fall as Workers Reject Wage Deal 
Luxshare Shares Rise as First-Half Profit Jumps 18% 
Mercer International Stock Surges 45% on C$20 Million Canada Funding 
Adidas, Puma Shares Fall as Dick’s Sporting Goods Cuts Outlook 
Bathla Group Hires Administrators as Australia Housing Slump Deepens 
SEC Probes Banks Over Situational Awareness Hedge Fund Collapse 
Nvidia Options Price in $280 Billion Earnings Swing 
Xiaomi Unveils Xring O3 Chip for Flagship Foldable Phone 
BNP Paribas, KB Kookmin Eye $2 Billion Techcombank Stake 
Trump Administration Plans New Drug Pricing Deals With Biotech Firms 
Australia’s Big Four Banks Face Mortgage Slowdown as Valuations Draw Scrutiny 
Yindjibarndi Appeals Fortescue Mining Compensation Ruling 
HP Stock Drops 9% Despite Q3 Earnings Beat and Raised 2026 Outlook 
China EV Stocks Slide as Door Handle Recall Hits 4.3 Million Vehicles 
Tesla Raises Cybertruck Prices by $5,000 in US 
BofA Names ASML Top Semiconductor Equipment Pick on Growth, Valuation 
SoftBank Eyes $20 Billion Bond Sale to Refinance OpenAI Loan 
Add as a preferred source on Google
MUNICH and SAN JOSE, Calif. , April 26, 2018 -- OneSpin® Solutions, provider of innovative formal verification solutions for highly reliable, digital integrated circuits (ICs), will showcase its expertise in May at ChipEx2018, DVClub Europe and SEE/MAPLD.
ChipEx will be held Tuesday, May 1, at the Tel Aviv Convention Center, Tel Aviv, Israel, from 8 a.m. until 4:30 p.m. OneSpin will exhibit and demonstrate its comprehensive formal verification solutions, including Safety Critical Verification, Quantify™ Fault Observation Coverage, SystemC/C++ Design Verification, and Field Programmable Gate Array (FPGA) Implementation Verification.
Nicolae Tusinschi, OneSpin’s product specialist design verification, will present “Meeting the Challenge: Formal Verification of an FPU” at DVClub Europe Tuesday, May 15. Attendees can participate online or in person at locations in Bristol and Cambridge, U.K., and Grenoble, France.
OneSpin will exhibit at SEE/MAPLD (Single Event Effects Symposium/Military and Aerospace Programmable Logic Devices Workshop) at the Marriott La Jolla in San Diego, Calif. The exhibition will run during meal and coffee breaks between technical sessions Tuesday, May 22, from 9:30 a.m. to 8 p.m. and Wednesday, May 23, from 9:30 a.m. until 1 p.m.
David Landoll, OneSpin's solutions architect, will present “Formal Sequential Equivalence Checking for Highly Optimized Safety-Critical FPGAs” Wednesday, May 23, at 9:40 a.m. He also will present “Mitigating Single Event Effects to Meet Functional Safety Standards” during the SEE/MAPLD poster session the same day from 5 p.m. to 8 p.m.
About OneSpin Solutions
OneSpin Solutions has emerged as a leader in formal verification through a range of advanced electronic design automation (EDA) solutions for digital integrated circuits. Headquartered in Munich, Germany, OneSpin is passionate about enabling users to address design challenges in areas where reliability really counts: safety-critical verification, SystemC/C++ high-level synthesis (HLS) code analysis and FPGA equivalence checking. OneSpin’s advanced formal verification platform and dedication to getting it right the first time have fueled dramatic growth over the past five years as the company forges partnerships with leading electronics suppliers to pursue design perfection. OneSpin: Making Electronics Reliable.
Engage with OneSpin at:
Website: www.OneSpin.com
Twitter: @OneSpinSolution
LinkedIn: https://www.linkedin.com/company/onespin-solutions
Facebook: https://www.facebook.com/OneSpinSolutions
OneSpin, OneSpin Solutions and the OneSpin logo are trademarks of OneSpin Solutions GmbH. All other trademarks are the property of their respective owners.
For more information, contact:
Nanette Collins
Public Relations for OneSpin
(617) 437-1822
[email protected]
