SpaceX Reportedly Preparing Record-Breaking IPO Targeting $1.5 Trillion Valuation 
EU Court Cuts Intel Antitrust Fine to €237 Million Amid Long-Running AMD Dispute 
SpaceX Insider Share Sale Values Company Near $800 Billion Amid IPO Speculation 
Trump Signs Executive Order to Establish National AI Regulation Standard 
Australia Enforces World-First Social Media Age Limit as Global Regulation Looms 
EssilorLuxottica Bets on AI-Powered Smart Glasses as Competition Intensifies 
JD.com Pledges 22 Billion Yuan Housing Support for Couriers as China’s Instant Retail Competition Heats Up 
Microsoft Unveils Massive Global AI Investments, Prioritizing India’s Rapidly Growing Digital Market 
Trello Outage Disrupts Users as Access Issues Hit Atlassian’s Work Management Platform 
China Adds Domestic AI Chips to Government Procurement List as U.S. Considers Easing Nvidia Export Curbs 
Intel’s Testing of China-Linked Chipmaking Tools Raises U.S. National Security Concerns 
Air Force One Delivery Delayed to 2028 as Boeing Faces Rising Costs 
U.S.-EU Tensions Rise After $140 Million Fine on Elon Musk’s X Platform 
Air Transat Reaches Tentative Agreement With Pilots, Avoids Strike and Restores Normal Operations 
Westpac Director Peter Nash Avoids Major Investor Backlash Amid ASX Scrutiny 
SK Hynix Shares Surge on Hopes for Upcoming ADR Issuance 
CVS Health Signals Strong 2026 Profit Outlook Amid Turnaround Progress 
Taiwan Semiconductor Manufacturing Co. (TSMC), the world’s leading contract chipmaker, is nearing completion of a cutting-edge chip packaging technology to meet surging demand for high-performance AI chips, according to Nikkei Asia.
TSMC is developing a square substrate packaging method, diverging from the current industry standard of round substrates. This new approach will allow more semiconductors to be integrated within a single chip, significantly boosting computing power — a critical need for generative AI applications. Small-scale production is expected to begin by 2027, with a dedicated production line under construction in Taoyuan, Taiwan.
Chip packaging is one of the final and most vital steps in semiconductor production. It involves encasing chips in a substrate to connect them into broader electronic systems. TSMC’s new packaging technique expands on its existing CoWoS (Chip-on-Wafer-on-Substrate) technology, which has already proven instrumental in AI chip development.
Major tech giants including Nvidia, AMD, Google, Amazon, and Broadcom rely on TSMC’s CoWoS solutions to power their AI hardware. As demand for generative AI continues to rise, so does the need for enhanced chip performance, making packaging innovations essential.
Over the past two years, TSMC has seen strong growth fueled by the AI boom and increasing global semiconductor demand. With its latest packaging innovation, TSMC aims to solidify its dominance in the AI chip manufacturing space and remain a pivotal force in the global semiconductor supply chain.
