Nvidia to Manufacture AI Supercomputers in the U.S. with TSMC and Foxconn 
Meta Unveils Llama 4 Maverick and Scout, Boosts AI Ambitions 
Modi and Elon Musk Discuss Tech Collaboration Opportunities 
Tencent, Douyin Launch Domestic Sales Initiatives Amid U.S.-China Trade Tensions 
Harley-Davidson Faces Leadership Shakeup as Major Shareholder Pushes for CEO Exit 
Alcoa Projects $90M Hit from U.S. Aluminum Tariffs on Canadian Imports 
Intel, TSMC Eye Joint Venture Amid U.S. Chip Industry Crisis 
Intel Restructures Leadership Under New CEO to Boost AI and Engineering Focus 
Nintendo Delays U.S. Pre-Orders for Switch 2 Amid Tariff Concerns 
Fill-in-the-blank training primes AI to interpret health data from smartwatches and fitness trackers 
BlackRock Wins FERC Approval to Maintain Utility Stakes Despite Political Backlash 
Nvidia Faces $5.5B Hit as U.S. Restricts H20 AI Chip Exports to China 
Ireland Probes X Over Use of EU User Data for AI Training 
Honda to Shift U.S.-Bound Civic Hybrid Production from Japan to Indiana 
Tesla Settles Racial Discrimination Lawsuit Filed by Black Female Employee 
Blue Origin Boosts Space Tourism with Katy Perry on Historic All-Female Flight 
Amazon Delays Kuiper Satellite Launch Due to Weather Conditions 
Taiwan Semiconductor Manufacturing Co. (TSMC), the world’s leading contract chipmaker, is nearing completion of a cutting-edge chip packaging technology to meet surging demand for high-performance AI chips, according to Nikkei Asia.
TSMC is developing a square substrate packaging method, diverging from the current industry standard of round substrates. This new approach will allow more semiconductors to be integrated within a single chip, significantly boosting computing power — a critical need for generative AI applications. Small-scale production is expected to begin by 2027, with a dedicated production line under construction in Taoyuan, Taiwan.
Chip packaging is one of the final and most vital steps in semiconductor production. It involves encasing chips in a substrate to connect them into broader electronic systems. TSMC’s new packaging technique expands on its existing CoWoS (Chip-on-Wafer-on-Substrate) technology, which has already proven instrumental in AI chip development.
Major tech giants including Nvidia, AMD, Google, Amazon, and Broadcom rely on TSMC’s CoWoS solutions to power their AI hardware. As demand for generative AI continues to rise, so does the need for enhanced chip performance, making packaging innovations essential.
Over the past two years, TSMC has seen strong growth fueled by the AI boom and increasing global semiconductor demand. With its latest packaging innovation, TSMC aims to solidify its dominance in the AI chip manufacturing space and remain a pivotal force in the global semiconductor supply chain.
