Supreme Court to Hear Cisco Appeal on Alien Tort Statute and Human Rights Liability 
China’s AI Models Narrow the Gap With the West, Says Google DeepMind CEO 
U.S.–Taiwan Trade Deal Spurs $500 Billion Semiconductor Investment in America 
Taiwan Issues Arrest Warrant for OnePlus CEO Over Alleged Illegal Recruitment Activities 
Tesla, EEOC Move Toward Mediation in Racial Harassment Lawsuit 
Anthropic Appoints Former Microsoft Executive Irina Ghose to Lead India Expansion 
Coca-Cola Shelves Costa Coffee Sale After Low Private Equity Offers 
Netflix Plans All-Cash Bid for Warner Bros Discovery Studios Amid Intense Hollywood Takeover Battle 
Zhipu AI Launches GLM-Image Model Trained on Huawei Chips, Boosting China’s AI Self-Reliance Drive 
Starlink Internet Remains Active in Iran Despite Nationwide Blackout 
China Considers New Rules to Limit Purchases of Foreign AI Chips Amid Growing Demand 
Elon Musk Says X Will Open-Source Its Algorithm Amid EU Scrutiny 
FCC Approves Expansion of SpaceX Starlink Network With 7,500 New Satellites 
Federal Judge Clears Way for Jury Trial in Elon Musk’s Fraud Lawsuit Against OpenAI and Microsoft 
Chevron Set to Expand Venezuela Operations as U.S. Signals Shift on Oil Sanctions 
Boeing Reaches Tentative Settlement With Canadian Victim’s Family in 737 MAX Crash Lawsuits 
Taiwan Semiconductor Manufacturing Co. (TSMC), the world’s leading contract chipmaker, is nearing completion of a cutting-edge chip packaging technology to meet surging demand for high-performance AI chips, according to Nikkei Asia.
TSMC is developing a square substrate packaging method, diverging from the current industry standard of round substrates. This new approach will allow more semiconductors to be integrated within a single chip, significantly boosting computing power — a critical need for generative AI applications. Small-scale production is expected to begin by 2027, with a dedicated production line under construction in Taoyuan, Taiwan.
Chip packaging is one of the final and most vital steps in semiconductor production. It involves encasing chips in a substrate to connect them into broader electronic systems. TSMC’s new packaging technique expands on its existing CoWoS (Chip-on-Wafer-on-Substrate) technology, which has already proven instrumental in AI chip development.
Major tech giants including Nvidia, AMD, Google, Amazon, and Broadcom rely on TSMC’s CoWoS solutions to power their AI hardware. As demand for generative AI continues to rise, so does the need for enhanced chip performance, making packaging innovations essential.
Over the past two years, TSMC has seen strong growth fueled by the AI boom and increasing global semiconductor demand. With its latest packaging innovation, TSMC aims to solidify its dominance in the AI chip manufacturing space and remain a pivotal force in the global semiconductor supply chain.
