EU Prepares Antitrust Probe Into Meta’s AI Integration on WhatsApp 
Trump Administration to Secure Equity Stake in Pat Gelsinger’s XLight Startup 
Norway’s Wealth Fund Backs Shareholder Push for Microsoft Human-Rights Risk Report 
Australia Releases New National AI Plan, Opts for Existing Laws to Manage Risks 
Intel Boosts Malaysia Operations with Additional RM860 Million Investment 
IKEA Launches First New Zealand Store, Marking Expansion Into Its 64th Global Market 
Firelight Launches as First XRP Staking Platform on Flare, Introduces DeFi Cover Feature 
Amazon Italy Pays €180M in Compensation as Delivery Staff Probe Ends 
Samsung Launches Galaxy Z TriFold to Elevate Its Position in the Foldable Smartphone Market 
Apple Appoints Amar Subramanya as New Vice President of AI Amid Push to Accelerate Innovation 
Hikvision Challenges FCC Rule Tightening Restrictions on Chinese Telecom Equipment 
UPS MD-11 Crash Prompts Families to Prepare Wrongful Death Lawsuit 
Magnum Audit Flags Governance Issues at Ben & Jerry’s Foundation Ahead of Spin-Off 
Morgan Stanley Boosts Nvidia and Broadcom Targets as AI Demand Surges 
Microchip Technology Boosts Q3 Outlook on Strong Bookings Momentum 
Sam Altman Reportedly Explored Funding for Rocket Venture in Potential Challenge to SpaceX 
Netflix Nearing Major Deal to Acquire Warner Bros Discovery Assets 
The computing chips driving artificial intelligence demand immense amounts of electricity, posing a growing challenge for data centers worldwide. On Wednesday, Taiwan Semiconductor Manufacturing Co. (TSMC), the world’s largest chip manufacturer and primary fabricator for Nvidia, revealed a groundbreaking strategy to improve chip energy efficiency by nearly tenfold—using AI-powered software to design them.
Today’s top AI servers, such as those running Nvidia’s flagship chips, can consume up to 1,200 watts during heavy workloads. Scaled across thousands of units, that level of energy draw is equivalent to powering 1,000 U.S. homes continuously. To combat this, TSMC is turning to advanced design methods and cutting-edge software tools developed in collaboration with Cadence Design Systems and Synopsys.
A key innovation lies in packaging multiple “chiplets”—smaller computing units made with different technologies—into a single system, creating far more efficient chip architectures. However, managing the complexity of such designs requires next-generation software. AI-driven design platforms are proving faster and more effective than human engineers for certain tasks, enabling chipmakers to unlock the full potential of TSMC’s 3D integration technology.
Jim Chang, deputy director of TSMC’s 3DIC Methodology Group, emphasized that AI tools are already outperforming engineers in some areas. “This thing runs five minutes while our designer needs to work for two days,” he explained, highlighting the speed and optimization advantages AI brings to chip development.
Yet, challenges remain. Moving data between chips using traditional electrical connections is hitting physical limits. Experts like Kaushik Veeraraghavan from Meta stress that optical connections may become the future for large-scale AI data centers. These advances will be critical as the world seeks more sustainable solutions to power the accelerating demand for AI computing.
By combining AI-driven design with innovative chip architectures, TSMC and its partners aim to set new standards for efficiency, performance, and scalability in the semiconductor industry.
